NXP Semiconductors /MIMXRT1011 /IOMUXC /SW_MUX_CTL_PAD_GPIO_08

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_08

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_08 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SAI1_MCLK of instance: SAI1

1 (ALT1): Select mux mode: ALT1 mux port: GPT1_CLK of instance: GPT1

2 (ALT2): Select mux mode: ALT2 mux port: FLEXPWM1_PWM3_A of instance: FLEXPWM1

3 (ALT3): Select mux mode: ALT3 mux port: LPUART3_TXD of instance: LPUART3

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO1_IO00 of instance: FLEXIO1

5 (ALT5): Select mux mode: ALT5 mux port: GPIOMUX_IO08 of instance: GPIOMUX

6 (ALT6): Select mux mode: ALT6 mux port: LPUART1_CTS_B of instance: LPUART1

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_08

Links

() ()